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[571 ABSTRACT 
A method for the fabrication of active semiconductor and 
high-temperature superconducting device of the same sub- 
strate to form a monolithically integrated semiconductor- 
superconductor (MISS) structure is disclosed. A common 
insulating substrate, preferably sapphire or yttria-stabilized 
zirconia, is used for deposition of semiconductor and high- 
temperature superconductor substructures. Both substruc- 
tures are capable of operation at a common temperature of 
at least 77 K. The separate semiconductor and superconduc- 
tive regions may be electrically interconnected by normal 
metals, refractory metal silicides, or superconductors. Cir- 
cuits and devices formed in the resulting MISS structures 
display operating characteristics which are equivalent to 
those of circuits and devices prepared on separate substrates. 
51 Claims, 4 Drawing Sheets 
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MONOLITHIC INTEGRATED HIGH-T, 
SUPERCONDUCTOR-SEMICONDUCTOR 
STRUCTURE 
STATEMENT OF GOVERNMENT INTEREST 
SQUIDS, flux-flow transistors (FFTs) with 150 GHz speed, 
low-loss microwave components, free-standing microstruc- 
tures and sensitive long-wavelength bolometers have all 
been demonstrated using HTS materials. 
Semiconductor materials are even more widespread, hav- 5 
The invention described herein may be manufactured and 
used by or for the Government of the United States of 
America for governmental purposes without the payment of 
any royalties therein or therefor. 
The government has rights in this invention pursuant to 
NASA contract NAS3-26400. The government has other 
rights as an assignee of the full interest of certain of the 
inventors. 
BACKGROUND OF THE INVENTION 
This invention relates generally to the field of combined 
semiconductor and superconductor structures. More 
specifically, it relates to the field of monolithically integrated 
high-T, superconductorisemiconductor structures. 
High-temperature superconductors are superconductors 
that have superconducting transition temperatures (T,) 
above about 30 K. These materials are usually mixed oxides 
of rare earth elements and copper, and are known variously 
as cuprate superconductors, oxide superconductors, ceramic 
superconductors, perovskite superconductors, and simply 
HTS (for high-temperature superconductor) materials. Some 
examples are La,-,Sr,CuO, (OCXCO.~), YBa,Cu,O,., 
( 0 . 1 ~ 6 ~ 0 . 6 )  (YBCO), Tl,Ba,CaCu,O, (TBCCO), and 
Bi,Sr,CaCu,O, (BiSCCO). Each of these materials has a 
variable composition, so the subscripts indicate the approxi- 
mate midpoint of a range rather than a true stoichiometric 
ratio. The oxygen content, in particular, is variable, and the 
oxidation state of the material may affect its superconduct- 
ing properties; whether or not indicated, the oxygen sub- 
script is assumed to be variable by plus or minus a fraction 
(usually 6) less than unity. 
YBCO, TBCCO, and BiSCCO all have phases which 
have transition temperatures above 90 K, allowing them to 
operate at 77 K with plenty of engineering margin. This is 
the temperature at which nitrogen boils, also known as 
“liquid nitrogen temperature,” and is a convenient operating 
point for many cryogenic systems. 
In the seven years since the discovery of high-temperature 
superconductivity, the field of superconductive electronics 
has undergone explosive development. Superconducting 
materials and devices have some unique advantages over 
conventional materials and semiconductor devices. For 
example, superconducting interconnects in integrated cir- 
cuits would lower chip power dissipation while allowing 
reduced interconnect width and pitch. Superconducting 
interconnects also would reduce signal pulse degradation 
due to dispersion, allowing faster integrated circuits (ICs) to 
be fabricated. 
Josephson junction (superconductor) devices have inher- 
ent switching speeds that are much faster than semiconduc- 
tor devices. Josephson junction (JJ) integrated circuits which 
provide subpicosecond timing resolution have been demon- 
strated. Entire microprocessors have been successfully built 
in low temperature superconducting logic; these JJ IC’s are 
two orders of magnitude faster than equivalent gallium 
arsenide (GaAs) devices and consume two orders of mag- 
nitude less power. Superconducting quantum interference 
devices (SQUIDS) provide magnetic field sensitivity at the 
quantum limit by exploiting the sensitivity of the phase of 
the superconducting wavefunction to magnetic fields. 
10 
ing a longer history. A semiconductor is an insulator at 
extremely low temperature, and its resistivity drops as 
temperature increases. Semiconductors can be doped, that is, 
impurities can be added to change the concentration and sign 
of charge carriers. By exploiting this property of 
semiconductors, various junction types can be fabricated 
and a multitude of electronic devices and circuits can be 
made using those junctions. This property also accounts, in 
part, for the ability to make high-density circuits of 
15 semiconductors, since it is possible to make several junc- 
tions very close together merely by changing the concen- 
tration of dopants abruptly. 
Operation of semiconductor devices at liquid nitrogen 
temperature has advantages under certain conditions. A 
2o factor of two increase in speed for complementary metal- 
oxide-semiconductor (CMOS) devices can be obtained 
without any device design changes merely by operating at 
low temperatures. This is very significant for ultra-high 
performance computer systems. Even larger CMOS speed 
25 increases can be realized when the devices are optimized for 
operation at cryogenic temperatures. 
While superconducting devices have much higher theo- 
retical limits for speed than semiconductor devices, semi- 
conductor devices perform certain functions better, at least 
in the current state of the art. For example, while the fastest 
memory produced is superconductor-based, it has low spa- 
tial density. High-density memory cells are difficult to 
produce in superconducting logic because adjacent cells 
35 couple magnetically. Furthermore, superconductor device 
signal levels are typically millivolts or lower, making such 
circuits difficult to interface to conventional electronics. 
Voltage state latches for readouts are difficult to design and 
implement in high temperature superconductors because 
HTS junctions are not hysteretic (bistable). On the other 
hand, semiconductor devices can easily be used to form 
latches, high-density memories, and level-shifting interface 
circuits. 
As the operating temperatures of superconductors have 
45 increased and those of semiconductors have decreased, the 
suggestion to combine the two has been heard more and 
more often. The combination of both superconductor and 
semiconductor devices on the same chip operated at 77 K, 
for example, would exploit the unique advantages of each 
technology; the symbiosis leads to performance unattainable 
by either alone. 
Soon after the discovery of HTS, visions of high-current- 
carrying, zero resistance interconnects for semiconductor 
circuits, as well as high-speed hybrid circuits combining 
55 semiconducting and superconducting logic danced in the 
heads of many researchers. The realization of these visions, 
however, has remained elusive. This is due in large part to 
the chemistry of HTS materials and their high content of 
copper, an anathema for semiconducting circuits. 
There are several major obstacles to the integration of 
high temperature superconductors with semiconductors, and 
particularly with silicon (Si) or gallium arsenide (GaAs) 
devices. The HTS materials are oxides which are very 
weakly bound chemically, and are therefore easily decom- 
65 posed (often into elemental copper and other metals) by 
direct contact with semiconductors. Elemental copper is an 
“interstitial-substitutional” diffuser in Si, Ge, and GaAs, as 
30 . 
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well as in other semiconductors, and diffuses through these 
materials about as fast as Li does, i.e., faster than any other 
element except hydrogen. At typical processing 
temperatures, Cu can move centimeters in a few hours’ time. 
Copper forms a deep electronic trap in Si, Ge, and GaAs, and 
even at part per million levels it destroys the very properties 
of the semiconductor which allow it to be used to make 
transistors and integrated circuits. 
Several attempts have been made to fabricate HTS cir- 
cuits or devices directly on a semiconductor material. 
Although simple HTS films can be grown on buffered Si, 
they have never been demonstrated to be useful for making 
Josephson junctions. Fork, et al., (Appl. Phys. Lett., vol. 57, 
p. 1161,1990) have reported the growth ofYBCO on Si. The 
thickness of the superconductor layer was stress-limited to 
less than about 150 nm, and the critical current density at 
useful thicknesses of about 130 nm was as low as lo5 Ncm2 
at 77 K. Most useful devices require a critical current density 
greater than or equal to lo6 Ncm2 at 77 K. Cracks appeared 
in all films thicker than about 50 nm, and the transition 
temperature of the superconductor was depressed. No 
devices were fabricated in the superconductor or the semi- 
conductor before or after the growth of the YBCO. 
This group has also reported the growth of YBCO on 
GaAs (Appl. Phys. Lett., vol. 60, p. 1621, 1991). The 
thickness of the superconductor layer was again stress- 
limited, but not as severely: layers less than about 100 nm 
showed no signs of fracture. The critical current density at 
77 K was about lo5 Ncm2, and the transition temperature of 
the superconductor was again depressed. No devices were 
fabricated in the superconductor or the semiconductor 
before or after the growth of the YBCO. A further problem 
posed by direct growth on GaAs is its tendency to lose As 
at elevated temperatures, as noted by Fork. Buffer layers 
may help limit this out-diffusion if they can be deposited at 
low enough temperatures, but any loss at all can destroy the 
functionality of the GaAs devices. 
To date, there have been no reports of the integration of 
functional semiconductor and superconductive devices on a 
single substrate. 
OBJECTS AND ADVANTAGES OF THE 
INVENTION 
The combination of both superconductor and semicon- 
ductor devices on the same chip operated at moderate 
cryogenic temperatures exploits the unique advantages of 
each technology, and the symbiosis leads to performance 
unattainable by either alone. Such dual-technology devices 
might include high-speed superconductor microprocessors 
coupled with high-speed semiconductor cache memories, 
SQUID magnetometers coupled with semiconductor signal 
conditioning circuits, or superconductor infrared detectors 
coupled with semiconductor signal processing logic. 
It is therefore an object of this invention to provide a 
monolithically integrated superconductor-semiconductor 
(MISS) structure which employs the unique advantages of 
both superconductor and semiconductor devices. 
It is another object of this invention to provide MISS 
structures in which both the superconductive regions and the 
semiconductor regions are formed on a common substrate. 
It is a concomitant object of this invention to provide a 
method for manufacturing the aforesaid MISS structures. 
It is a further object of this invention to provide a 
technology for fabricating superconducting interconnections 
between devices in a semiconductor integrated circuit. This 
is accomplished by fabricating the interconnections of a 
superconducting material which attains its superconductive 
state at a high enough temperature for the semiconductor 
circuit to operate. The advantages of superconductive inter- 
connects include higher transmission speed and lower power 
It is yet another object of this invention to integrate 
ultra-fast Josephson devices having picosecond switching 
times with CMOS silicon devices. This is accomplished by 
cofabricating the superconducting Josephson devices and 
the semiconducting devices on the same substrate and very 
close to each other. Such integration allows efficient cou- 
pling of high-speed signal processing with standard input/ 
output (110) functions. 
Still another object of the invention is to provide a method 
1s of integrating low signal strength detectors with semicon- 
ducting amplifiers, while minimizing the wiring distance 
between the two. For example, a superconducting quantum 
interference device (SQUID) which can detect magnetic 
signals as small as those emanating from an animal brain 
2o may be directly connected with a CMOS amplifier so that 
the amplified output of the detector may be fed to the rest of 
a circuit with minimal delay and distortion. In another 
application, a superconducting bolometer may be integrated 
with Si devices, providing a means for using heat to trigger 
A further object of the invention is the integration of 
superconducting digital circuitry with semiconducting 
memory arrays. In image processing, for example, the data 
may be stored in a Si memory array, while the processing of 
30 the information is accomplished by the much faster super- 
conducting circuitry. 
Another object of the invention is the enhancement of 
yield by achieving true integration of superconducting and 
semiconducting circuit elements on a monolithic carrier 
3s thereby avoiding the tedious and inefficient process of wire 
bonding between parts of a circuit. Thus yield enhancement, 
along with the attendant cost reductions, is another advan- 
tage of the cofabrication technology of the present inven- 
tion. Because all of the steps are done in a single processing 
40 line, contamination due to removal from a clean environ- 
ment during processing is avoided. 
Yet another object of the invention is to provide a manu- 
facturing technology for high density bolometer arrays. 
Superconducting bolometers may be cofabricated with the 
45 silicon signal processing circuitry allowing smaller feature 
sizes and a higher degree of integration. 
5 dissipation. 
2s a processing function. 
SUMMARY OF THE INVENTION 
In keeping with the foregoing objects and advantages, a 
so fabrication sequence is disclosed for forming superconduct- 
ing and semiconducting materials and circuits on the same 
insulating substrate. A method for fabricating interconnects 
between the semiconductor and superconductive portions of 
the structure is also disclosed. In a particular example, a 
5s process for the fabrication of at least one YBa,Cu,O,., 
(YBCO) device and at least one Si CMOS device on the 
same chip is described. 
Two of the unique features of this monolithically inte- 
grated technology are: (1) superconductive interconnection 
60 between devices in a semiconductor integrated circuit, and 
(2) the ability to integrate ultra-fast superconducting devices 
having picosecond switching times with CMOS silicon 
devices. Monolithic integrated circuits utilizing both CMOS 
and HTS will outperform circuits using either technology 
The present invention solves the problem of fabricating 
monolithically integrated semiconductor-superconductor 
65 alone. 
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circuits several ways. For example, by using a common 
substrate such as sapphire (single crystal Al,O,) or yttria- 
stabilized zirconia (ZrO,:Y,O,, also known as cubic zirco- 
nia or YSZ) for the fabrication of both the superconductive 
and the semiconductor sections of the monolithically inte- 
grated structure, direct growth of an oxide superconductor 
atop a semiconductor is avoided. Furthermore, the use of a 
protective layer prevents contamination of the semiconduc- 
tor section during subsequent HTS processing. 
HTS materials are relatively stable chemically on sap- 
phire (A1203) and Cu does not diffuse through sapphire. 
When sapphire is the substrate for both the HTS and the 
semiconductor parts of the integrated circuits, Cu does not 
diffuse through the substrate from the HTS devices into the 
semiconductor structures. Thus the total area of the inte- 
grated circuit which must be protected is greatly reduced. 
This has an added benefit in the isolation of parts of the 
semiconducting subsection: if the semiconductor devices are 
not connected to each other by any direct paths, as is often 
done for CMOS, then Cu contamination of one transistor 
does not spread to others. 
A protective layer is also disclosed herein for coating Si 
devices and preventing their contamination by Cu or other 
undesirable contaminants during subsequent HTS fabrica- 
tion. This barrier material may be removed after HTS 
processing if desired, or it may remain without degrading 
device performance. The barrier does not support epitaxial 
growth of the superconducting oxides, and so may be used 
also as a growth poison in areas of the substrate over which 
superconductor coverage is undesirable. 
Further advantages of this invention will become clear to 
those skilled in the art of integrated circuit fabrication upon 
reading the following detailed description, with reference to 
the attached drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a flow chart diagram of the process for the 
cofabrication of monolithically integrated semiconductor- 
superconductor (MISS) structures. 
FIG. 2 is a flow chart diagram of the process for the 
fabrication of the semiconductor-based portion of a MISS 
structure. 
FIG. 2A is a flow chart diagram of the process for the 
fabrication of silicide interconnects. 
FIG. 3 is a flow chart diagram of the process for the 
fabrication of the superconductor-based portion of a MISS 
structure. 
FIG. 4 is a schematic partial cross-section of a MISS 
structure according to the present invention. 
FIGS. 5A and 5B show, respectively, the operating char- 
acteristics of a CMOS device before (5A) and after (5B) 
cofabrication of the superconducting part of a MISS struc- 
ture according to the present invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
FIG. 1 is a flow chart diagram of the process for the 
cofabrication of monolithically integrated semiconductor- 
superconductor structures. First the substrate is prepared in 
step 100. This preparation step 100 may consist only of 
removing the substrate from its protective packaging, or it 
may be more extensive. In the next step 200, the semicon- 
ductor sections of the MISS structure are formed on the 
insulating substrate. A protective layer is then deposited in 
step 300 over only the semiconductor sections. Then the 
S 
10 
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superconductive sections of the MISS circuit are formed in 
step 400. Finally the interconnections between the semicon- 
ductor and superconductive sections are formed in step 500, 
as are the connections to the outside world. 
FIG. 2 is a flow chart diagram of the process for the 
fabrication of the semiconductor-based portion of a MISS 
circuit in accordance with the present invention. In step 210 
a thin layer of semiconductor materials, such as Si or GaAs, 
is deposited on the surface of the common insulating sub- 
strate. In optional step 220 this semiconductor layer may be 
subjected to any of a number of operations which improve 
the quality of the surface. The desired electronic structures, 
e.g., integrated circuits, are formed in the semiconductor 
layer in step 230. Standard techniques are modified to avoid 
the deposition of aluminum and other oxidizable metals for 
interconnects. For example, silicide interconnects may be 
formed in step 240 at this time, or all of the interconnects 
may be formed in step 500 after the HTS processing step 
400. Finally the semiconductor structures are passivated in 
step 300 by depositing a diffusion barrier material over 
them. FIG. 2A is a flow chart diagram showing step 240 in 
more detail. 
FIG. 3 is a flow chart diagram of the process for the 
fabrication of the superconductor-based portion of a MISS 
structure. In step 410, any desired buffer layers are deposited 
on the entire surface of the substrate and previously depos- 
ited layers. When sapphire is used as the substrate, this step 
410 reduces chemical reactions between the substrate and 
the superconductor, and forms a template for superconductor 
growth. When YSZ is the substrate, this step 410 may be 
omitted, or may be retained for purposes of improved 
epitaxy. In the next step 420, a layer of superconductor is 
grown epitaxially on the buffer layer(s) or directly on the 
bare YSZ substrate. Superconductive structures are formed 
in these layers by patterning in step 430 using standard 
techniques. These three steps 410, 420, 430, collectively 
step 450, may be repeated as desired to form three- 
dimensional structures. Finally, undesired material which 
forms over the semiconductor regions is removed in step 
460, and contact vias are opened in step 470. 
FIG. 4 is a schematic partial cross-section of a MISS 
structure. A common insulating substrate 600 supports both 
the semiconductor regions 700 and the superconductive 
regions 800 of the MISS structure. The example shown 
portrays two MOSFET structures connected together by 
silicide interconnects 750 and connected to the supercon- 
ductive region 800 by metal or superconductive inter-region 
interconnects 900. 
FIGS. 5A and 5B show the operating characteristics of a 
CMOS device before (5A) and after (5B) cofabrication of 
the superconducting part of a MISS circuit according to the 
invention. In both figures the drain-to-source voltage V, in 
volts (V) is plotted along the abscissa 1010 and the drain 
current ID in microamperes @A) is plotted along the ordi- 
nate 1020. The current-voltage (I-V) characteristics of a 
PMOS transistor appear as the family of curves 1030. The 
operating characteristics of the device remain virtually 
unchanged by the HTS processing. 
A specific example of the present invention will now be 
described. To aid understanding, the following specific 
choices have been made: YBa,Cu,O,., (YBCO) is the 
superconductor material, Si is the semiconductor material, 
silicon nitride is the diffusion barrier, and sapphire is the 
substrate. While these materials have been chosen to illus- 
trate the invention, it should be realized that the invention is 
not limited to these choices, and that other materials fall 
within the scope of the invention. 
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The cofabrication process is performed in five stages, as Other substrates may also be acceptable for this purpose, 
shown in FIG. 1: step 100 includes the selection and especially when considered as a part of a multilayer struc- 
preparation of a suitable substrate, step 200 includes the ture. For example, the lattice constant of yttria-stabilized 
fabrication and Patterning of the CMOS devices sos zirconia (ZrO,:Y,O,, also known as cubic zirconia or YSZ) 
wafers, step 300 includes the encapsulation of the CMOS s more nearly matches that of YBCO and most of the cuprate 
devices under a copper diffusion barrier, step 400 includes superconductors than does that of sapphire. Growth of Si on 
the growth and patterning Of the YBCo structures, and step YSZ has been reported by Manasevit, et al., Journal of the 
500 includes the opening of contacts through the diffusion Electrochemical Society, vel, 130, p, 95 (1983), 
barrier to permit electrical access to the CMOS contacts. 
The processing order, particularly the processing of the Once the substrate material is selected in step 110, it must CMOS before the growth and processing of the YBCO, is 10 be prepared in step 120 for semiconductor deposition. This 
material, here YBCO, The si processing involves growth, strate and mounting it in a deposition chamber. Depending 
diffusions and annealing at temperatures on the order of on the condition of the substrate, it may be subjected to 
10000 c, YBCO is grown at about 7500 c , ,  as are most of additional preparation steps such as etching to remove 
the other superconducting oxides, and irreversibly &corn- 15 sub-surface damage. These preparation techniques are well 
poses into various copper, yttrium and barium oxides above known to those skilled in the art of semiconductor 
about 950” C. The processing temperature for the YBCO and fabrication, and particularly to those practiced in the art of 
the associated buffer layers therefore preferably does not SOS fabrication. 
exceed approximately 850” c.2 at which the CMOS strut- After the substrate preparation step 100, the semiconduc- 
tures are quite stable. 2o tor subsection is fabricated. A thin layer of semiconductor is 
Referring to 2, the first 110 is to a deposited in step 210 on the surface of the substrate. The 
substrate. The cofabrication of Y,Ba,Cu,O,., (YBCo) and following specific example uses Si as the semiconductor. 
dictated by the phase stability of the superconductor preparation step 120 generally the sub- 
devices requires a substrate which the epi- 
at 
Other semiconductors may be substituted, each involving its 
own advantages and processing conditions, Examples of 
temperatures in high ‘ 2  environments, and does 25 appropriate materials include elemental semiconductors (Si, 
taxial growth Of YBCo and si, is chemically 
not allow the diffusion of copper (Cu), yttrium (Y) or barium 
(Ba). While the growth of YBCO on buffered silicon and 
wafers are not suitable candidates due to the high mobility 
Ge, etc.), group IV semiconductor alloys (SiGe, Sic ,  etc.), 
GalnAsP, InSb, etc.), semiconductors (ZnTe, ZnSe, 
gallium 
of Cu and its behavior as a deep trap, Copper is an 3o CdTe, CdSe, etc.), and IvPv1 semiconductors (PbSe, PbTe, 
interstitial-substitutional diffuser in Si and G a A ,  which at may benefit from 
arsenide has been demonstrated, Si and G& I1IPv semiconductors (GaAs, InP, AIGaAs, InGaAs, 
PbSnTe, etc.). AI1 Of these 
typical YBCO growth temperatures (about 7500 c,) can combination with superconductors into a MISS structure. 
diffuse several millimeters in an hour. (See, for example, Returning to the specific example of Si on sapphire and to 
“v,yjz Fabrication principles: silicon and ~ ~ l l i ~ ~  A, .~-  FIG. 2, the generally preferred method of deposition in step 
enide” by s, K, Ghandhi, john wiley & sons, N~~ york, 35 210 of Si is chemical vapor deposition (CVD). However, 
1983, ISBN 0 471 86833-7, and “Physics of Semiconductor any deposition method may be used as 10% as the resulting 
~ ~ ~ i ~ ~ ~ ,  znd, ed’’, by s, M, sze, John wiley & sons, N~~ Si layer is pure enough for subsequent fabrication steps. In 
York, 1981, ISBN 0 471 05667-8.) addition to CVD, appropriate deposition methods include 
The surface mobility of Cu on Si and is even higher 
than in the bulk. In addition, copper acts as a deep trap with 40 (PVD), 
acceptor levels of 0.53,0.4 and 0.24 eV in Si and 0.44,0.24, 
0.19 0.14 and 0.023 eV in &As. Contamination levels as 
beam epitaxy (MBE), physical vapor deposition 
Phase (VPE), liquid Phase 
(LPE), and 
known to those 
These deposition methods are 
in the art Of processing. 
low as a part per million of Cu would be fatal to the The layer of Si so deposited may, if desired, be subjected 
semiconductor devices. In contrast to the situation in HTS or in step 220 to any of a number of operations which improve 
metals where anything under 1-2% is negligible, a barrier 45 the quality of the layer. Examples of suitable processes are 
layer bipolar transistor has typical dopant levels in the part ion implantation, recrystallization, solid phase epitaxy 
per million to part per ten thousand range, and for MOS (SPE), double SPE, and polishing. It may even be desirable 
devices the dopant levels are often even lower. To produce in this step 220 to convert a polycrystalline or amorphous 
active semiconductor devices and YBCO thin films on a Si layer of si to a single crystal layer, or to convert portions of 
or GaAs wafer would require a protective copper diffusion 50 the layer from a crystalline to an amorphous state. d l  of 
barrier lacking even a single pin-hole on the entire wafer, these operations may be used to reduce the defect density in 
else copper contamination will reach and destroy the semi- the silicon, and are believed to improve the performance of 
conductor devices. Such effects have been observed by Ward the devices ultimately formed in this material. It is thus 
Ruby, M. S. Thesis, Department of Materials Science and apparent that any operation which serves the same function 
Engineering, University of Florida, 1991. Thus, within the 5s may be substituted for those mentioned without departing 
scope of the present invention, a substrate which does not from the spirit or scope of this invention. 
allow diffusion of CU, Ba, Y, or other elements which act as Standard techniques are used in step 230 to fabricate 
dopants or traps, yet allows the epitaxial growth of YBCO integrated circuits in the silicon layer. Any technology such 
and Si is desirable. as NMOS, PMOS, CMOS, bipolar, microsensor, actuator, 
One such substrate is sapphire (single crystal AI,O,). Use 60 transducer, etc., among others well known to those skilled in 
of silicon-on-sapphire (SOS) wafers limits the required the art of integrated circuit fabrication and microfabrication 
diffusion barriers to top coverage of the silicon islands, so techniques, can be adapted according to the present inven- 
the total area of the diffusion barrier which must be defect tion. The major modification to standard processes is the 
free is quite small. Furthermore, a pinhole in the diffusion complete elimination of aluminum (AI) in any layer of the 
barrier will result in copper contamination of only that 65 structure which will be subjected to HTS processing con- 
island, and hence render a single subcomponent on one die ditions. Especially in this particular example, AI should not 
unusable rather than the whole wafer. be used for interconnects. The reason is that AI melts at 
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about 400" C. and reacts easily with oxygen at elevated reliability of the interconnects by eliminating the necessity 
temperatures, while YBCO processing requires the use of an of covering steps with metal. It may also be desirable to 
oxidizing ambient at temperatures up to about 750" C. implant or dope the poly-Si layers and to choose their 
Additional modifications to the bipolar processing sequence thicknesses carefully in order to ensure that no thin, undoped 
may be required to account for the short base region and s region exists between the underlying source-drain silicide 
diffusion of dopants at high temperatures. and the upper contact layer silicide. All of these modifica- 
forming semiconducting circuits in step 230 according tions are within the scope of the invention disclosed here. 
to the invention, the interconnections between individual Another major departure from standard processing tech- 
semiconductor circuit elements may be formed during the niques is the passivation step 300 for protecting the MOS 
last process step 500 at the same time the interconnections 10 circuitry from the high temperature superconductor (HTS) 
between the semiconductor and superconductor devices are processing environment. For example, a thick (about 200 
formed. This fabrication sequence requires only one step nm) layer of silicon nitride(Si,N,) may be used as the 
500 for metallization, and allows Al to be used. diffusion barrier. A film of Si,N, can be deposited in step 
310 using chemical vapor deposition, with or without 
after removal from the clean Si processing line, reduced Plasma enhancement, Or by other methods well known by 
interconnect density due to step coverage problems, limita- those skilled in the art of semiconductor fabrication. Silicon 
tion to a single interconnect level for the si circuit, and nitride has been used as a diffusion barrier for copper and is 
reduced ability to test the circuit during fabrication, an known to also be a barrier for oxygen. See, for example, p. 
alternative method, the addition of silicide interconnects in L. Psi, c .  H. Ti%, PrOC. 6th Int. IEEE VLSI Multilevel 
optional step 240, may be used. 20 Interconnection Conf, 258 (1989). This is demonstrated 
where is a refractory metal and is a number between the performance of a CMOS device before and after cofab- 
about o,5 and 3, usually 2) may be used for the intercon- rication of an HTS circuit on the same substrate. Other 
cide as an example, other suicides such as platinum silicide 25 growth, if desired. 
and tungsten silicide may be employed with equal effec- is Patterned in step 320 using standard Photo- 
tiveness. Silicides have several properties which make them lithographic techniques to cover regions containing the 
nearly ideal for the present application, among them thermal CMOS devices. The regions of the die areas of sapphire not 
stability. After initial formation of the silicide and a brief 3o utilized for CMOS devices may be left bare of s i ,  and 
high-temperature anneal, subsequent thermal treatments do si%, or may be covered along with the rest of the layer, and 
not change the silicide. Other acceptable replacements for then stripped in step 330, for subsequent YBCO growth. 
this interconnection structure include refractory metals such Areas between the regions utilized for CMOS devices 
as platinum, titanium, and others, and refractory metal alloys where YBCO structures are to be fabricated may be stripped 
or compounds such as TiW and TiN. Alternatively, the metal 35 in step 340 of silicon and/or other materials deposited or 
interconnects may be replaced entirely by superconducting formed during adjacent CMOS fabrication by using a com- 
interconnects, which would be formed during the supercon- bination of wet chemical etching and dry reactive ion 
ductor deposition steps 400. etching (RIE) or plasma etching. These etching methods 
Silicides may be directly substituted for the more usual may also be used individually if desired. The silicon may 
metal layers at every point in the MOS process flow. When 4o also be stripped at the island isolation step in the CMOS 
a metal layer is desired, as for example when holes have processing, and the sapphire may be protected with other 
been opened in a silicon dioxide layer for making contacts, layers, e.g., SiO, or Si,N,, during the rest of the MOS 
a layer of polysilicon (poly-Si) instead of the metal is processing. 
deposited in step 241 of FIG. 2A and patterned in step 242. After the forming step 200 and the passivating step 300 
After patterning, a relatively thin (about 50-100 nm) layer 45 the semiconducting section of the monolithically integrated 
of titanium is deposited in step 243 on the poly-Si layer, and semiconductor-superconductor structure, the superconduc- 
treatment in step 244, such as a rapid thermal anneal (RTA) FIG. 3. While the example of grain-boundary Josephson 
deposited on the silicon dioxide does not react and is process, it should be realized that many materials and device 
stripped in step 245 after the RTA. After the excess metal is structures could equally well have been cited. Other appro- 
stripped, a final high temperature anneal in step 246, e.g., 60 priate superconductor materials include the perovskite 
T~ avoid reduced yield due to possible 
Instead ofthe aluminum, a refractory metal silicide (MSi,, quite by the Of 5Aand 5B, which shows 
nects, While the invention is described using titanium sili- buffer layers as ysz may be added to improve HTS 
The 
the silicide (TiSi,, in this case) is formed by a brief heat 
of 60 seconds at about 675" C. The titanium which is 
tive portion is formed in step 400, shown in more detail in 
junction devices in YBCO has been chosen to illustrate the 
seconds at 850" C., completes the silicide formation, con- superconductors, e.g., LaCuO, LaBaCuO, LaSrCuO, 
verting it to a stable conductive material. Subsequent layers TlBaCaCuO, BiSrCaCuO, 'IlPbSrCaCuO, ErBa,Cu,O,-, 
may be formed as in the standard MOS process and/or 55 and others. For all of these materials the oxidation state is 
additional structures may be added as desired. important to the final properties of the superconductor. In 
Alternatively, the silicide may be directly deposited by addition to Josephson junctions, flux flow transistors, induc- 
coevaporation or cosputtering. In this case, no polysilicon is tance loops, and complex circuits made from superconduct- 
required. Silicides formed by codeposition are typically ing elements may be fabricated in the superconductive layer. 
slightly more resistive than reacted suicides, but the result- 60 For the particular test structure whose characteristics are 
ing metallization is lower in residual stress. The choice of reproduced in FIGS. 5A and 5 5  production of grain- 
metallization technique depends on the ultimate application, boundary Josephson junction devices was accomplished 
and both the reaction method and the codeposition method using pulsed laser deposition (PLD) techniques which have 
fall within the scope of the present invention. been described by K. Char, M. S. Colclough, S. M. Garrison, 
The same procedure used in step 240 may be followed for 65 N. Newman and G. Zaharchuk, Appl. Phys. Lett. 59, 733 
all of the "metal" layers in the circuit. If desired, the (1991). The growth of the YBCO in step 420 was preceded 
structures may be planarized in step 249 to improve the by PLD growth in step 410 of a series of buffer layers 
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composed of 20 nm of CeO,, 20 nm of Pr,Ba,Cu,O,., other processing steps as above, CMOS structures can 
(PBCO), 20 nm of SrTiO, (STO), 20 nm MgO and 10 nm withstand the YBCO processing environment. The converse, 
CeO,. Deposition of these buffer layers has been described however, is not true. YBCO irreversibly decomposes into its 
by L. P. Lee, K. Char, M. S. Colclough, and G. Zaharchuk, component oxides at temperatures above about 950" C., 
Appl. Phys. Lett. 59,3051 (1991). The MgO layer is used to s which are necessary for the formation of the critical MOS 
produce an in-plane 45" rotation of the CeO,, which the gate oxide. Thus, the CMOS processing must be performed 
YBCO will follow when it is grown epitaxially later. before the YBCO processing. 
To define the grain boundary junctions, these buffer layers FIG. 4 shows a partial cross-section of a finished MISS 
are patterned in step 431 using standard photolithography, structure. Both the semiconductor region 700 and the super- 
and the top CeO, and MgO layers are ion milled away in 10 conductive region 800 are formed on a common insulating 
step 432 in places where the 45" in plane rotation is not or semi-insulating substrate 600. In the semiconductor 
wanted. After the photoresist is stripped in step 433 with region 700, a first semiconductor layer 710 rests on the 
acetone, another 10 nm of CeO, is deposited by PLD substrate 600. This layer 710 is patterned to form the desired 
followed by 300 nm ofYBCO in step 434. It should be noted structures, resulting in its selective removal from some areas 
that while the entire substrate may be covered by these 15 of the substrate 600. The first semiconductor layer 710 may 
buffer layers and YBCO, epitaxial growth occurs only on the be selectively implanted or doped to produce desired device 
bare sapphire regions. The amorphous layers which form characteristics. 
Over the Si3N4- and SiOz-covered CMOS are not supercon- A thin insulating layer 720 is formed above the semicon- 
ducting. ductor layer 710 and selectively removed. The gate layer 
The YBCO is then patterned in step 435 into the appro- 2o itself 730 is formed from another layer, usually polysilicon, 
priate geometry using standard photolithography and ion deposited over the gate insulator 720 and selectively 
milling. Electrical contacts to the YBCO structures are removed. At this time, self-aligned doping of the exposed 
defined in step 436 by standard photolithography and semiconductor regions may be performed if desired. Further 
opened in step 437 by ion milling. The ion sputtered contacts insulating material can be deposited and selectively removed 
comprising 250 nm Ag followed by 250 nm of Au are then 25 to form the gate sidewall insulator 731. Outside the gate 
deposited and patterned in step 438 using standard liftoff region, this semiconductor layer 710 may be reacted with a 
techniques. refractory metal such as titanium, producing conductive 
Other methods may be used in step 450 to form the silicided regions 715. Other exposed areas of the semicon- 
superconducting layers. Such methods and material choices ductor material, such as the top of the gate 730, may also be 
are disclosed in U.S. Pat, Nos. 5,130,294 issued Jul. 14, 30 reacted to form conductive regions 735. These silicided 
1992 to Char, 5,132,282 issued Jul. 21,1992 to Newman and regions 715, 735 may be Patterned as desired. 
Char, and 5,157,466 issued Oct. 20, 1992 to Char, et al., all This structure-is then passivated with a layer of insulator 
of which are owned by an assignee of this patent application 740 which may be SiO,,, a glass, SIN,, or some other 
and which are incorporated into this patent application by 35 passivating insulator. Insulator 740 may be patterned. Sili- 
reference. Other techniques include sputter deposition, cide interconnections 750 may then be formed between 
chemical vapor deposition, metal-organic chemical vapor individual parts of the semiconductor region 700. The steps 
deposition, and sol-gel deposition. The particular technique of passivation, patterning and silicide interconnections may 
chosen is not important, but the resulting superconducting be repeated any number of times to suit the requirements of 
layer must have a high transition temperature (at least above 4o a particular application, forming multiple layers of silicide 
about 80 K), and be capable of carrying high critical current interconnections 750 insulated by insulator 740. The entire 
densities (at least lo4 A/cm2, and up to more than lo6 semiconductor region is covered with a nitride layer 770 
A/cm2). which serves as a diffusion barrier. 
For the production of flux-flow transistors, simple wires In the superconductive region 800, a buffer layer 810 or 
and other non-grain boundary structures, the growth 420 of 45 series of buffer layers 810 separates the superconductor 820 
the YBCO may be preceded by PLD growth 410 of 20 nm from the common substrate 600. In FIG. 4 the supercon- 
of CeO,. Other structures fabricated include bi-epitaxial ductive layer 820 is shown with a Josephson junction 830 
SQUIDs and step edge SQUIDs. For structures on YSZ which is useful for making SQUIDs and other superconduc- 
substrates, no buffer layer is necessary, but it may be tive electronic devices. A passivation layer 840 is formed 
desirable to improve selected qualities of the superconduc- atop the superconductive layer 820, and is selectively 
tive layer and devices formed therein. removed in areas where a contact 850 and 860 is desired, and 
The amorphous CeO,, PBCO, SrTiO,, MgO, CeO,, may or may not be removed globally over the semiconductor 
YBCO, andAI,O, which form over the Si,N4 /SO,-covered region 700. 
CMOS are removed in step 460 by ion-milling. Contacts to Finally, metal, silicide, or superconductor inter-region 
the CMOS are opened in step 470 through the diffusion layer 55 interconnects 900 are formed to electrically connect the two 
by ion-milling, reactive ion etching, or etching in phosphoric regions, if desired. Additionally, nonelectrical interconnec- 
acid at 160" C. tions such as optical or magnetic coupling between the 
semiconductor regions 700 and superconductor regions 800 
straightforward, but the sequence itself is essential. may be formed by judicious Positioning of the regions 700 
Although CMOS fabrication on sos involves doping 60 and 800 and/or utilization of peripheral devices, structures, 
vation and annealing steps using processing temperatures as materials and/or equipment in conjunction therewith. The 
high as 1000" C., the final steps in the process are performed Passivation layer 840 may be removed or left intact. 
at much lower temperatures to reduce undesired dopant However, Prior to forming inter-region interconnects, Pas- 
migration and metal degradation, Fabrication of the HTS sivation layer 840 and nitride layer 770 must be removed at 
portions of the chip typically requires temperatures up to 65 least in areas where contact 860 is desired. 
about 800" C. for several hours in an oxidizing atmosphere. FIGS. 5A and 5B show the operating characteristics of a 
Without the standard AI/Si alloy wiring and by modifying CMOS device (with a gate length of 3 microns and a gate 
The processing steps described above are relatively 
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width of 20 microns) before (5A) and after (5B) cofabrica- additional elements may be added to the common substrate. 
tion of the superconducting part of a MISS circuit according These additional elements may or may not be related to the 
to the invention. In both figures the drain-to-source voltage functionality of the MISS element, and may or may not alter 
v, in volts (v) is plotted along the abscissa 1010 and the the performance characteristics of the unit. It is intended that 
drain current 1, in microamperes @A) is plotted along the 5 such additions to the present invention be included within its 
ordinate 1020. The current-voltage (I-V) characteristics of a 
PMOS transistor appear as the family of 1030, The In short, while the invention has been described with 
family 1030 is obtained by measuring 1, as a function of many specificities for ease of understanding, these are 
v, at discrete gate voltages (v,) of -1 to -3 v in 0.5 v intended to be illustrative only. The scope of the invention 
increments. should be determined by the appended claims and their legal 
formation of the superconductive region 800 on a common 
addition of superconductive regions 800 to the common an substrate; 
substrate 600. The two measurements are virtually identical. 15 
While the invention has been described with reference to 
a particular set of materials choices, it will be appreciated by 
those skilled in the art of superconductor fabrication that 
many substitutions may be made without departing from the 
spirit of the invention. For example, the processing condi- 2o 
tions for superconducting bismuthates, e.g. BiSrCaCuO, are 
substantially the Same as for YBCO. Thus the critical 
inventive steps described herein also allow the cofabrication region further comprises a buffer layer interposed between 
of CMOS devices with BiSrCaCuO devices. said substrate and said first superconducting material. 
3. The structure of claim 1 wherein said semiconductor 
substituted for sapphire for this purpose. For example, 
yttria-stabilized zirconia (ZrO,:Y,O,, also known as cubic 4. A monolithic integrated structure ComPrising: 
zirconia or YSZ) provides better lattice matching for most of an insulating substrate; 
the cuprate superconductors. These materials can be grown a semiconductor region formed on said substrate, said 
epitaxially on YSZ without an intervening buffer layer. 30 semiconductor region comprising a semiconductor 
Thus, cofabrication of Si and YBCO circuits on YSZ fall material; 
within the scope of the present invention. a superconductor region formed on said substrate, said 
It is expected that as practitioners of the arts of super- superconductor region comprising a first superconduct- 
conductive and semiconductor electronics gain familiarity 35 ing material; and 
with the present invention, additional advantages will a layer in contact with and overlying said semiconductor 
become clear. For example, certain stresses induce an region for preserving the semiconducting properties of 
enhancement of the hole mobility in silicon. Such stresses said semiconductor region during formation of said 
are caused in the silicon in silicon-on-sapphire material due superconductor region. 
to the difference in the thermal coefficient of expansion 4o 5 .  The structure of claim 4 wherein said layer comprises 
between the sapphire and the silicon layer as the material a barrier layer. 
cools to room temperature from the silicon deposition tem- 6. The structure of claim 4 wherein said layer is resistant 
perature. In this case, the performance of the p-channel to diffusion of dopants and traps into said semiconductor 
MOS devices and circuits will be enhanced with respect to region. 
that of p-channel devices formed in a bulk silicon layer. 7. The structure of claim 4 wherein said layer prevents 
Several specific materials choices have been described oxidation of said semiconductor region. 
above. Many of these materials can be replaced with others 8. The structure of claim 4 wherein said layer is resistant 
which accomplish the same function without departing from to undesirable dopants, traps, or contaminants. 
the spirit of the invention. For example, while CeO, is an 9. A monolithic integrated structure comprising: 
excellent material for a buffer layer between sapphire or an insulating substrate; 
YSZ and the high temperature superconductors, other mate- a semiconductor region formed on said substrate, said 
rials are also adequate buffers. These include MgO, SrTiO,, semiconductor region comprising a semiconductor 
CaTiO,, L A O , ,  and PrBa,CU,O,.,. material; 
Those skilled in the art of semiconductor integrated a superconductor region formed on said substrate, said 
circuit fabrication will recognize that the processing simi- 55 superconductor region comprising a first superconduct- 
larities between bipolar devices and MOS devices allow for ing material; and 
the cofabrication of bipolar devices with superconductor a layer in contact with and overlying said semiconductor 
devices as described above, and fall within the scope of the region, protecting said semiconductor region from con- 
invention. tamination during formation of said superconductor 
region. 
semiconductor circuit fabrication will recognize the appli- 10. The structure of claim 9 wherein said layer comprises 
cability of the process described herein to their own field. a barrier layer. 
The substitution of GaAs or InP or other compound semi- 11. The structure of claim 9 wherein said layer is resistant 
conductors for the Si described above is also within the to diffusion of dopants and traps into said semiconductor 
scope of the invention. 
In addition to the superconductive and semiconductor 12. The structure of claim 9 wherein said layer prevents 
regions of the MISS structures, it should be realized that 
The characteristics in FIG, 5A were measured before rather than by any given. 
What is is: 
substrate 600, Those in FIG, 5B were measured after the '. A integrated structure comprising: 
a semiconductor region formed on said substrate, said 
semiconductor region comprising a semiconductor 
material; 
a barrier layer and 
a superconductor region formed on said substrate, said 
superconductor region comprising a first superconduct- 
ing material. 
2. The structure of claim 1, wherein said superconductor 
Furthermore, other substrates may be found which may be 25 
is 
45 
Furthermore, those practiced in the art of compound 60 
65 region. 
oxidation of said semiconductor region. 
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13. The structure of claim 9 wherein said layer is resistant 31. The structure of claims 1, 4, 9, 14, or 19 further 
comprising a plurality of superconductive devices formed in 
14. A monolithic integrated structure comprising: said superconductor region. 
an insulating substrate; 32. The structure of claim 31 wherein said superconduct- 
a semicon~uctor region formed on said substrate, said 5 ing material has a superconductive transition temperature 
semiconductor region comprising a semiconductor above about 30 K. 
material; 33. The structure of claim 32 wherein said superconduct- 
a superconductor region formed on said substrate, said ing material comprises a SuPercOnducting cuprate. 
superconductor region comprising a first superconduct- , 34. The structure of claim 31 wherein said superconduct- 
ing material; and ing material is chosen from the group consisting of 
means in contact with and overlying said semiconductor YB 07-bTlB azCa3Cu40 ii 2 T1zB cuzo 8 3  
region for protecting said semiconductor region from T1BazCazCu3Oi0, BizSrzCai C u z O s ,  BizSrzCuO,, 
contamination during formation of said superconductor BiZSrZCaZCu30i0~ and LaZ-xSrxCu04. 
region. 35. The structure of claims 1, 4, 9, 14, or 19 further 
15. The structure of claim 14 wherein said means corn- comprising an electrical interconnection between said super- 
conductor region and said semiconductor region. 
16. The structure of claim 14 wherein said means is 36. The structure of claim 35 wherein said electrical 
interconnection comprises a second superconducting mate- 
37. The structure of claims 1,4, 9,14, or 19 wherein said 
semiconductor material is selected from the group consisting 
of silicon, group IV semiconductors, group IV semiconduc- 
tor compounds, 111-V semiconductor compounds, and 11-VI 
38. The structure of claims 1,4, 9,14, or 19 wherein said 
insulating substrate is selected from the group consisting of 
sapphire and yttria-stabilized zirconia. 
39. The structure of claim 1 wherein said barrier layer 
40. The structure of claim 39 wherein said barrier layer 
to undesirable dopants, traps, or contaminants. 
15 
prises a barrier layer. 
resistant to diffusion of dopants and traps into said semi- 
conductor region. 20 rial. 
17. The structure of claim 14 wherein said means prevents 
oxidation of said semiconductor region. 
18. The structure of claim 14 wherein said means is 
resistant to undesirable dopants, traps, or contaminants. 
19. A monolithic integrated structure comprising: 
an insulating substrate; 
a semiconductor region formed on said substrate, said 
semiconductor region comprising a semiconductor 
material; 
superconductor region comprising a first superconduct- 
ing material; and further comprises: 
region for preserving the semiconducting properties of 35 nitride layer, 
said semiconductor region during formation of said 
superconductor region. 
20. The structure of claim 19 wherein said means com- 
21. The structure Of l9 wherein said 
25 semiconductor compounds. 
a superconductor region formed on said substrate, said 30 comprises a layer of silicon nitride. 
means in contact with and overlying said semiconductor a layer of yttria stabilized zirconia on top of said silicon 
41. The structure of claims 1, 4, 9, 14, or 19 further 
comprising a plurality of semiconductor devices formed in 
said semiconductor region, 
prises a barrier layer. 42. The structure of claim 41 further comprising: 
an electrical interconnection between said plurality of 
resistant to diffusion of dopants and traps into said semi- 
43. The structure of claim 42 wherein said electrical conductor region. 
22. The structure of claim 19 wherein said means prevents interconnection between said plurality of semiconductor 
devices comprises a second superconductor material. oxidation of said semiconductor region. 
23. The structure of claim 20 wherein said means is 45 44, The structure of claim 42 wherein said electrical 
interconnection between said plurality of semiconductor resistant to undesirable dopants, traps, or contaminants. 
24. The structure of claims 4 or 9 wherein said layer devices comprises a refractory metal, 
45. The structure of claim 42 wherein said electrical comprises a layer of silicon nitride. 
25. The structure Of 24 wherein said layer further interconnection between said plurality of semiconductor 
comprises: 
a layer of yttria stabilized zirconia on top of said silicon 46. The structure of claim 45 wherein said silicide is 
selected from the group consisting of titanium silicide, 
26. The structure of claims 14 or 19 wherein said means tungsten silicide and 
47. The structure of claim 30 wherein said superconduc- 
27. The structure of claim 26 wherein said means further 55 tive device is a josephson junction, 
48.The structure of claim 30 wherein said superconduc- 
a layer of yttria stabilized zirconia on top of said silicon tive device is a flux flow transistor. 
49. The structure of claim 30 wherein said superconduc- 
28. The structure of claims 1,4,  9,14, or 19 wherein said tive device is a superconducting quantum interference 
50. The structure of claim 29 wherein said semiconductor 
device is a CMOS device. 
51. The structure of claims 1,4, 9,14, or 19 wherein said 
insulating substrate is resistant to diffusion of dopants and 
is 40 
semiconductor devices. 
SO devices comprises a silicide. 
nitride layer. 
silicide, 
comprises a layer of silicon nitride. 
comprises: 
nitride layer. 
semiconductor region and said superconductor region lie in 60 device (SQUID). 
approximately the same plane. 
29. The structure of claims 1, 4, 9, 14, or 19 further 
comprising a semiconductor device formed in said semicon- 
ductor region. 
comprising a superconductive device formed in said super- 
30. The structure of claims 1, 4, 9, 14, or 19 further 65 traps. 
conductor region. * * * * *  
